Name: 3d Networks-On-Chip Architecture Optimization for low Power Design (en Inglés)
SKU: 62583064
Price: 91.91 USD
Availability: InStock
Author: Michael Opoku Agyeman

portada 3d Networks-On-Chip Architecture Optimization for low Power Design (en Inglés)

3d Networks-On-Chip Architecture Optimization for low Power Design (en Inglés)

Formato

Libro Físico

Editorial

Lap Lambert Academic Publishing

Autor

Michael Opoku Agyeman

Idioma

Inglés

N° páginas

180

Encuadernación

Tapa Blanda

ISBN13

9783659758133

3d Networks-On-Chip Architecture Optimization for low Power Design (en Inglés)

Michael Opoku Agyeman (Autor) · Lap Lambert Academic Publishing · Tapa Blanda

Libro Nuevo Importado

Envío: 25 a 32 días háb.

$ 167.11$ 91.91

-45%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan 10 unidades

$ 91.91

Llega entre el 28 Sep y el 12 Oct a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "3d Networks-On-Chip Architecture Optimization for low Power Design (en Inglés)"

Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.