Name: Advanced MTCMOS-Based Adder Architectures: RCA and Variable-Block CSLA (en Inglés)
SKU: 69210114
Price: 107.26 USD
Availability: InStock
Author: Mrinal Ranjan;Sanjeev Kumar;Ravi Raj
ISBN: 9786630481839

portada Advanced MTCMOS-Based Adder Architectures: RCA and Variable-Block CSLA (en Inglés)

Advanced MTCMOS-Based Adder Architectures: RCA and Variable-Block CSLA (en Inglés)

Formato

Libro Físico

Editorial

LAP LAMBERT Academic Publishing

Autor

Mrinal Ranjan;Sanjeev Kumar;Ravi Raj

Idioma

Inglés

N° páginas

108

ISBN13

9786630481839

Advanced MTCMOS-Based Adder Architectures: RCA and Variable-Block CSLA (en Inglés)

Mrinal Ranjan;Sanjeev Kumar;Ravi Raj (Autor) · LAP LAMBERT Academic Publishing · Libro Físico

Libro Nuevo Importado

Envío: 18 a 25 días háb.

$ 178.76$ 107.26

-40%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan más de 100 unidades

$ 107.26

Llega entre el 11 Nov y el 25 Nov a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Advanced MTCMOS-Based Adder Architectures: RCA and Variable-Block CSLA (en Inglés)"

This book presents the design and performance analysis of low-power adder architectures for deep-submicron CMOS VLSI systems. It focuses on transistor-level implementation of Ripple Carry Adder (RCA) and variable-block Carry Select Adder (CSLA) architectures in 90 nm CMOS using Cadence Virtuoso and Spectre. The book examines 4-bit, 8-bit, 16-bit, and 32-bit configurations, with particular emphasis on the trade-offs among propagation delay, dynamic power, leakage power, Power-Delay Product (PDP), and hardware complexity. MTCMOS-based power gating using PMOS header sleep transistors is integrated to suppress standby leakage, while sleep-transistor sizing is investigated to balance leakage reduction against delay overhead. The comparative results demonstrate that RCA offers lower hardware complexity and power consumption, whereas CSLA provides superior speed. The work provides practical insights into designing energy-efficient arithmetic circuits for low-power VLSI applications.