Vive la FIL Quito en Buscalibre con hasta 60% DTO  Ver más

Enviar a
Quito, Pichincha
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada COMPUTER MEMORY, CACHES, AND PERFORMANCE: Understand How Data Movement Shapes Program Speed (en Inglés)
Formato
Libro Físico
Idioma
Inglés
N° páginas
164
Encuadernación
Tapa Blanda
ISBN13
9798173442154

COMPUTER MEMORY, CACHES, AND PERFORMANCE: Understand How Data Movement Shapes Program Speed (en Inglés)

Halstead, Corin (Autor) · Independently published · Tapa Blanda

COMPUTER MEMORY, CACHES, AND PERFORMANCE: Understand How Data Movement Shapes Program Speed (en Inglés) - HALSTEAD, CORIN

Libro Nuevo Importado
Envío: 19 a 26 días háb.
$ 60.00$ 33.00
-45%
Costos de importación incluídos en el precio ✅
Libro Nuevo

Quedan 100 unidades

$ 33.00
Llega entre el 30 Oct y el 16 Nov a Quito, Pichincha. Seleccionar ubicación

Reseña del libro "COMPUTER MEMORY, CACHES, AND PERFORMANCE: Understand How Data Movement Shapes Program Speed (en Inglés)"

Why does faster hardware sometimes fail to make software faster? Why can adding more threads stop improving throughput? And why can a small change in data layout suddenly transform application performance? Modern processors can perform extraordinary amounts of computation, but computation is only part of the performance story. Before useful work can happen, instructions and data must move through registers, caches, translation structures, main memory, interconnects, and sometimes accelerator memory. When that movement becomes inefficient, even powerful hardware can spend valuable time waiting. Computer Memory, Caches, and Performance gives developers, systems engineers, students, and performance professionals a practical framework for understanding how data movement shapes real-world software speed. Beginning with latency, bandwidth, locality, and parallelism, Corin Halstead explains how modern memory hierarchies behave and why working-set size can create sudden performance cliffs. You will learn how CPU caches actually use lines, sets, associativity, replacement, prefetching, and write policies—and why seemingly independent variables can interfere through false sharing and coherence traffic. The book then moves deeper into DRAM channels, banks, memory controllers, bandwidth saturation, virtual memory, TLBs, page-table walks, page faults, huge pages, NUMA placement, thread affinity, and multicore scalability. But this is not simply a hardware reference. The emphasis remains on better software decisions. Discover how data layout, compact representations, loop order, tiling, batching, allocation patterns, copy avoidance, and ownership design can reduce unnecessary movement and improve useful work per byte. Dedicated chapters show how to measure these effects using hardware performance counters, profiles, traces, size sweeps, scaling experiments, and roofline-style reasoning. The same principles are then applied to web services, databases, analytics, scientific computing, cloud systems, GPUs, HBM, unified memory, and modern accelerator workloads. With practical examples, case studies, professional checklists, troubleshooting patterns, a 30-day learning sequence, and a complete Memory Performance Investigation Playbook, this book helps you replace performance guesswork with evidence. Follow the data, identify the real bottleneck, and make optimization decisions you can measure and defend.

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Blanda.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes