Name: Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal (en Inglés)
SKU: 59976044
Price: 27.66 USD
Availability: InStock
Author: Nasa Technical Reports Server (Ntrs)

portada Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal (en Inglés)

Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal (en Inglés)

Formato

Libro Físico

Autor

Nasa Technical Reports Server (Ntrs)

Editorial

Bibliogov

Idioma

Inglés

N° páginas

Encuadernación

Tapa Blanda

Dimensiones

24.6x18.9x0.1 cm

Peso

0.07 kg.

ISBN13

9781289283148

Categorías

Política y gobierno

Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal (en Inglés)

Nasa Technical Reports Server (Ntrs) (Autor) · Bibliogov · Tapa Blanda

Libro Nuevo Importado

Envío: 21 a 28 días háb.

$ 55.32$ 27.66

-50%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan 100 unidades

$ 27.66

Llega entre el 28 Sep y el 12 Oct a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal (en Inglés)"

A real-time system for power-down control in audio/video components is modeled and verified using the real-time model checker UPPAAL. The system is supposed to reside in an audio/video component and control (read from and write to) links to neighbor audio/video components such as TV, VCR and remote-control. In particular, the system is responsible for the powering up and down of the component in between the arrival of data, and in order to do so in a safe way without loss of data, it is essential that no link interrupts are lost. Hence, a component system is a multitasking system with hard real-time requirements, and we present techniques for modeling time consumption in such a multitasked, prioritized system. The work has been carried out in a collaboration between Aalborg University and the audio/video company B&O. By modeling the system, 3 design errors were identified and corrected, and the following verification confirmed the validity of the design but also revealed the necessity for an upper limit of the interrupt frequency. The resulting design has been implemented and it is going to be incorporated as part of a new product line.