Name: Performance Evaluation of 3d Sram Architecture Using Coaxial tsv (en Inglés)
SKU: 62583441
Price: 54.11 USD
Availability: InStock
Author: Prasath R Arun; Divya S L

portada Performance Evaluation of 3d Sram Architecture Using Coaxial tsv (en Inglés)

Performance Evaluation of 3d Sram Architecture Using Coaxial tsv (en Inglés)

Formato

Libro Físico

Editorial

Lap Lambert Academic Publishing

Autor

Prasath R Arun; Divya S L

Idioma

Inglés

N° páginas

Encuadernación

Tapa Blanda

ISBN13

9783659746499

Performance Evaluation of 3d Sram Architecture Using Coaxial tsv (en Inglés)

Prasath R Arun; Divya S L (Autor) · Lap Lambert Academic Publishing · Tapa Blanda

Libro Nuevo Importado

Envío: 25 a 32 días háb.

$ 98.38$ 54.11

-45%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan 10 unidades

$ 54.11

Llega entre el 28 Sep y el 12 Oct a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Performance Evaluation of 3d Sram Architecture Using Coaxial tsv (en Inglés)"

3D stacking of logic and memory devices is essential to keep the Moore's law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform.