portada Prevention of SoC Failure with Cache Write Management Techniques (en Inglés)

Prevention of SoC Failure with Cache Write Management Techniques (en Inglés)

Formato

Libro Físico

Autor

Sutapa Chatterjee Sarkar

Editorial

LAP Lambert Academic Publishing

Idioma

Inglés

N° páginas

156

Encuadernación

Tapa Blanda

Dimensiones

22.9x15.2x0.9 cm

Peso

0.24 kg.

ISBN13

9786206178859

Categorías

Tecnología de la información: cuestiones generales

Prevention of SoC Failure with Cache Write Management Techniques (en Inglés)

Sutapa Chatterjee Sarkar (Autor) · LAP Lambert Academic Publishing · Tapa Blanda

Libro Nuevo Importado

Envío: 26 a 33 días háb.

$ 161.36$ 88.75

-45%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan 10 unidades

$ 88.75

Llega entre el 28 Sep y el 12 Oct a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Prevention of SoC Failure with Cache Write Management Techniques (en Inglés)"

Advent of Very Large Scale Integration (VLSI) technology, enables embedding of a large class of electronic circuits within a chip. As per Moore's law, transistor counts are getting doubled every two years. Chip multiprocessors (CMPs), therefore, integrates thousands of on-chip cores and multi-layer on-chip cache to support the memory demand of those cores that accredits complex multi-programmed environment. But the large sized cache consumes huge percentage of total power and occupies an appreciable chip floor area. On-chip nonvolatile memory (NVM) is advantageous as compared to SRAM or DRAM. However, NVM more specifically Resistive memories suffer from write endurance issue under workload variation and Malicious attacks. Variable cell lifetime is also observed in such memories. Multiple cells of ReRAM encounters stuck-at faults. Cellular automata (CA) technology is considered almost everywhere in physical and biological systems as powerful models. CA is applied in pattern recognition, networking, cryptography, VLSI testing, computer architecture etc. The objective is to introduce design of a robust ReRAM based memory subsystem for CMPs with cache write management techniques.