Name: Automatic Analog IC Sizing and Optimization Constrained with Pvt Corners and Layout Effects (en Inglés)
Price: 173.37 USD
Availability: InStock
Author: Lourenço, Nuno ; Martins, Ricardo ; Horta, Nuno
ISBN: 9783319824857

portada Automatic Analog IC Sizing and Optimization Constrained with Pvt Corners and Layout Effects (en Inglés)

Formato

Libro Físico

Autor

Editorial

Idioma

Inglés

N° páginas

182

Encuadernación

Tapa Blanda

Dimensiones

23.4 x 15.6 x 1.1 cm

Peso

0.30 kg.

ISBN13

9783319824857

Categorías

Electrónica: circuitos y componentes
Mainframes y miniordenadores
Arquitectura y diseño lógico de ordenadores

Automatic Analog IC Sizing and Optimization Constrained with Pvt Corners and Layout Effects (en Inglés)

Nuno Horta (Autor) · Ricardo Martins (Autor) · Nuno Lourenço (Autor) · Springer · Tapa Blanda

Libro Nuevo

$ 173.37

$ 266.72

Ahorras: $ 93.35

35% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Lunes 29 de Julio y el Lunes 12 de Agosto.

Lo recibirás en cualquier lugar de Ecuador entre 1 y 3 días hábiles luego del envío.

Reseña del libro "Automatic Analog IC Sizing and Optimization Constrained with Pvt Corners and Layout Effects (en Inglés)"

This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit's performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.