portada Digital CMOS Circuit Design (en Inglés)

Formato

Libro Físico

Autor

Silvia Annaratone

Editorial

Springer

Idioma

Inglés

N° páginas

384

Encuadernación

Tapa Blanda

Dimensiones

23.4x15.6x2 cm

Peso

0.54 kg.

ISBN13

9781461294092

Categorías

Ingeniería eléctrica

Digital CMOS Circuit Design (en Inglés)

Silvia Annaratone (Autor) · Springer · Tapa Blanda

Libro Nuevo Importado

Envío: 16 a 23 días háb.

$ 108.45$ 54.22

-50%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan más de 100 unidades

$ 54.22

Llega entre el 08 Sep y el 21 Sep a Quito, Pichincha. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Digital CMOS Circuit Design (en Inglés)"

In light of decreasing feature size and greater sophistication of modern processing technology, CMOS has become increasingly attractive, pro- viding low-power (at moderate frequencies), good scalability, and rail-to- rail operation. For many designers, particularly those approaching VLSI from a system viewpoint, previous experience has been mainly with ratioed NMOS design, and so there is a need to buildon this experienceand make a naturaltransition into CMOS design. Indeed, there ismuch that can bebor- rowed from NMOS experience, mainly centered around the techniques for creating N channel pulldown structures. Based on these contributions, CMOS has now grown to the point where there are several circuit styles which have evolved, and these are amply described in this book. Starting at the level ofthe individual MOSFET, basic building blocks are described, as well as the variety of CMOS fabrication processes in contemporary usage. Circuit style issues are then expandedto providethe user with several useful design methodologies, andmuchcareisgiventoelectricalperformancecon- siderations, including characteristics of interconnect, gate delay, and I/O buffering. This understanding is then applied to macro-sized components, including array multipliers, where the reader acquires a unified view of ar- chitectural performance through parallelism, and circuit performance through scrupulousattentionto device sizingandcontrolofparasiticcircuit elements. In addition, layout techniques to avoid latchup, a consideration not previously encountered by NMOS designers, are given careful treatment.