B-Days hasta 60% OFF en Stock Limitado  Ver más

Enviar a
Quito, Pichincha
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada digital design and modeling with vhdl and synthesis (en Inglés)
Formato
Libro Físico
Año
1997
Idioma
Inglés
N° páginas
345
Encuadernación
Tapa Blanda
Dimensiones
23.7x19.1x2 cm
Peso
0.63 kg.
ISBN
0818677163
ISBN13
9780818677168

digital design and modeling with vhdl and synthesis (en Inglés)

K. C. Chang (Autor) · Wiley-IEEE Computer Society PR · Tapa Blanda

digital design and modeling with vhdl and synthesis (en Inglés) - Chang, K. C.

Libro Nuevo Importado
Envío: 18 a 25 días háb.
$ 284.02$ 170.41
-40%
Costos de importación incluídos en el precio ✅
Libro Nuevo

Quedan 50 unidades

$ 170.41
Llega entre el 24 Sep y el 07 Oct a Quito, Pichincha. Seleccionar ubicación

Reseña del libro "digital design and modeling with vhdl and synthesis (en Inglés)"

Digital Systems Design with VHDL and Synthesis presents an integrated approach to digital design principles, processes, and implementations to help the reader design much more complex systems within a shorter design cycle. This is accomplished by introducing digital design concepts, VHDL coding, VHDL simulation, synthesis commands, and strategies together. The author focuses on the ultimate product of the design cycle: the implementation of a digital design. VHDL coding, synthesis methodologies and verification techniques are presented as tools to support the final design implementation. Readers will understand how to apply and adapt techniques for VHDL coding, verification, and synthesis to various situations. Digital Systems Design with VHDL and Synthesis is a result of K.C. Chang's practical experience in both design and as an instructor. Many of the design techniques and considerations illustrated throughout the chapters are examples of viable designs. His teaching experience leads to a step-by-step presentation that addresses common mistakes and hard-to-understand concepts in a way that eases learning. Unique features of the book include the following: VHDL code explained line by line to capture the logic behind the design concepts VHDL is verified using VHDL test benches and simulation tools Simulation waveforms are shown and explained to verify design correctness VHDL code is synthesized and commands and strategies are discussed. Synthesized schematics and results are analyzed for area and timing Variations on the design techniques and common mistakes are addressed; Demonstrated standard cell, gate array, and FPGA three design processes Each with a complete design case study Test bench, post-layout verification, and test vector generation processes. Practical design concepts and examples are presented with VHDL code, simulation waveforms, and synthesized schematics so that readers can better understand their correspondence and relationships.

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Blanda.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes